{"source":"Breaknorm","page":"https://breaknorm.co/company/asteralabs.com","license":"https://breaknorm.co/terms","domain":"asteralabs.com","name":"Astera Labs","legal_name":"Astera Labs","country":"US","country_second":"IN","city":"San Jose","admin1":"California","vertical":"manufacturing_industry","subvertical":"electronics_and_electrical_manufacturing","leaf":"iot_device_manufacturers","summary":"Astera Labs is a semiconductor and software company that provides silicon-based hardware connectivity solutions and software for rack-scale AI. Its product range includes Scorpio smart fabric switches, Aries smart retimers and cable modules, Leo smart memory controllers, Taurus smart signal conditioners, and the COSMOS management software. It serves AI servers, general-purpose servers, and networking applications.","offerings":["scorpio smart fabric switches","aries smart retimers","aries smart cable modules","aries smart gearbox","leo smart memory controllers","taurus smart signal conditioners","cosmos management software"],"target_customers":["ai servers and clustering","general purpose servers","networking","ai infrastructure","data center operators","cloud computing"],"business_model":["B2B","D2C"],"geo_scope":"unknown","headcount":"201-500","headcount_source":"linkedin","revenue":"50M-250M","revenue_source":"estimated","certifications":[],"langs":["en"],"linkedin":"https://www.linkedin.com/company/astera-labs","reviews":[],"contact_points":1,"contact_phones":0,"page_types":["privacy","pricing","terms","home","contact","careers","services","leadership"],"crawled":"2026-09-08","profiled":"2026-09-12","indexed":"2026-09-19","hiring_built":"2026-10-28","website_tech":["amazon_business","amazon_ses","apple","asana","atlassian","cloudflare","google_workspace","mailchimp","mailerlite","microsoft_365","microsoft_teams","oracle_cloud_email_delivery","sendgrid"],"hiring":{"open":179,"open_postings":181,"new_7d":6,"new_30d":44,"new_90d":114,"closed_30d":13,"countries":["CA","CN","DE","IL","IN","SG","TW","US","VN"]},"hiring_functions":[["engineering_non_software",101,25],["sales",13,2],["software_engineering",10,3],["product_program_and_project_management",9,2],["quality_safety_and_environment",4,2],["business_development_and_strategy",3,1],["procurement_and_purchasing",3,0],["design_and_ux",2,0],["human_resources",2,1],["finance_and_accounting",1,0],["it_operations_and_business_systems",1,0],["logistics_warehouse_and_transport",1,1]],"tech_jobs":[{"slug":"python","status":"active","confidence":"high","jobs":107,"first_seen":"2025-05-08","function":"engineering_non_software","quote":"• Develop, review, and maintain Python-based automation and data analysis tools in Linux-based validation environments.","title":"Principal Engineer - Validation Engineering"},{"slug":"synopsys","status":"active","confidence":"high","jobs":29,"first_seen":"2025-12-30","function":"engineering_non_software","quote":null,"title":"Principal CAD Methodology Engineer, Physical Design"},{"slug":"uvm","status":"active","confidence":"high","jobs":24,"first_seen":"2025-12-30","function":"engineering_non_software","quote":"• Develop and maintain SystemVerilog/UVM-based components including traffic generators, monitors, and checkers to ensure robust testing","title":"Staff/ Principal Design Verification Engineer"},{"slug":"systemverilog","status":"active","confidence":"high","jobs":41,"first_seen":"2025-08-20","function":"engineering_non_software","quote":"• Develop and review SystemVerilog RTL.","title":"Principal Logic Design Engineer - UALink IP/Subsystem"},{"slug":"c-plus-plus","status":"active","confidence":"high","jobs":32,"first_seen":"2025-05-08","function":"engineering_non_software","quote":"• Develop scalable validation automation frameworks and test content using Python and C/C++","title":"Principal Post-Silicon Validation Engineer"},{"slug":"cadence-design-systems","status":"active","confidence":"high","jobs":27,"first_seen":"2025-08-29","function":"engineering_non_software","quote":"• Use Synopsys and Cadence design and analysis tools, along with Python or Perl scripting, to improve design productivity and automation.","title":"Senior Digital Design Engineer"},{"slug":"tcl","status":"active","confidence":"high","jobs":35,"first_seen":"2026-01-16","function":"engineering_non_software","quote":"• Develop and maintain Tcl/Python automation for STA analysis, report generation, and flow optimization.","title":"Senior STA Engineer"},{"slug":"verilog","status":"active","confidence":"high","jobs":24,"first_seen":"2026-01-16","function":"engineering_non_software","quote":"• Design high-quality, synthesizable RTL using Verilog/System Verilog, ensuring optimal performance, power, area (PPA), and scalability.","title":"Tech Lead ASIC Design Engineer"},{"slug":"gdsii","status":"active","confidence":"high","jobs":8,"first_seen":"2026-04-09","function":"","quote":"As a foundational member of the team, you will be responsible for the accuracy and efficiency of our extraction environment, ensuring that our high-speed designs are modeled with the highest precision from RTL to GDSII.","title":"Principal Physical Design CAD Engineer"},{"slug":"jtag","status":"active","confidence":"high","jobs":11,"first_seen":"2025-09-25","function":"","quote":"Drive scan insertion, ATPG, compression, MBIST, LBIST, JTAG/IJTAG, and high-speed SerDes BIST requirements.","title":"Digital Design Manager"},{"slug":"synopsys-fusion-compiler","status":"active","confidence":"high","jobs":9,"first_seen":"2026-01-16","function":"engineering_non_software","quote":"• Support and enhance flows based on Synopsys Fusion Compiler","title":"Principal Physical Design CAD Engineer"},{"slug":"synopsys-primetime","status":"active","confidence":"high","jobs":8,"first_seen":"2026-03-31","function":"","quote":null,"title":"Principal CAD Methodology Engineer, Physical Design"},{"slug":"cadence-voltus","status":"active","confidence":"high","jobs":6,"first_seen":"2026-06-07","function":"","quote":null,"title":"Principal CAD Methodology Engineer, Physical Design"},{"slug":"c","status":"active","confidence":"high","jobs":15,"first_seen":"2025-05-08","function":"","quote":"• Investigate and fix firmware issues in embedded C, leveraging deep understanding of how Layer 1 PHY, SERDES, FEC/PCS, MAC, and retimer components interact","title":"Senior Embedded Software Engineer - Ethernet Retimers"}],"intents":[],"recent_postings":[{"id":11223347,"title":"Sr. Software Engineer - Manufacturing Data & Test Infrastructure","city":"San Jose","function":"","family":null,"seniority":"senior","posted":"2026-10-28","url":"https://job-boards.greenhouse.io/asteralabs/jobs/4747554005","tech":[]},{"id":10696542,"title":"Principal Design Verification Engineer- SerDes/PHY IP","city":"San Jose","function":"engineering_non_software","family":"engineering_non_software/electronics_and_hardware_engineering","seniority":"senior","posted":"2026-10-27","url":"https://job-boards.greenhouse.io/asteralabs/jobs/4748151005","tech":["azure-cosmos-db","uvm","systemverilog","perl"]},{"id":10696544,"title":"Synthesis & STA Engineer – High-Speed SerDes","city":"San Jose","function":"engineering_non_software","family":"engineering_non_software/electronics_and_hardware_engineering","seniority":"senior","posted":"2026-10-27","url":"https://job-boards.greenhouse.io/asteralabs/jobs/4748148005","tech":["synopsys-primetime","cadence-tempus","synopsys-formality","cadence-design-systems","synopsys","tcl"]},{"id":10696543,"title":"Senior Design Verification Engineer","city":"San Jose","function":"engineering_non_software","family":"engineering_non_software/electronics_and_hardware_engineering","seniority":"senior","posted":"2026-10-27","url":"https://job-boards.greenhouse.io/asteralabs/jobs/4737858005","tech":[]},{"id":9340580,"title":"Principal Verification Engineer","city":"San Jose","function":"engineering_non_software","family":"engineering_non_software/electronics_and_hardware_engineering","seniority":"senior","posted":"2026-10-26","url":"https://job-boards.greenhouse.io/asteralabs/jobs/4739285005","tech":["systemverilog","c-plus-plus","python","uvm"]},{"id":6361158,"title":"Physical Design Team Lead","city":"Tel Aviv-Yafo","function":"","family":null,"seniority":"manager","posted":"2026-10-25","url":"https://job-boards.greenhouse.io/asteralabs/jobs/4747436005","tech":["cadence-innovus","synopsys-fusion-compiler","synopsys-ic-compiler-ii","synopsys-primetime","calibre","tcl"]},{"id":5548114,"title":"Physical Design Engineering Director","city":"Toronto","function":"engineering_non_software","family":"engineering_non_software/electronics_and_hardware_engineering","seniority":"director","posted":"2026-10-24","url":"https://job-boards.greenhouse.io/asteralabs/jobs/4747377005","tech":["gdsii","cadence-innovus","synopsys-fusion-compiler","synopsys-ic-compiler-ii","tcl","python"]},{"id":4231325,"title":"Principal Physical Design Engineer","city":"Bengaluru","function":"engineering_non_software","family":"engineering_non_software/electronics_and_hardware_engineering","seniority":"senior","posted":"2026-10-22","url":"https://job-boards.greenhouse.io/asteralabs/jobs/4746472005","tech":["gdsii","cadence-design-systems","synopsys","systemverilog","verilog","python"]}],"ats":"Greenhouse","similar":[{"domain":"aivoraserver.com","name":"Aivora Technology Co., Ltd.","country":"US","city":null,"headcount":"51-200","leaf":"gpu_cloud_and_ai_compute","summary":"Aivora Technology Co., Ltd."},{"domain":"aivres.com","name":"Aivres","country":"US","city":null,"headcount":"51-200","leaf":"cloud_hosting_and_paas_platforms","summary":"Aivres is a data center and AI infrastructure solutions provider that develops and deploys servers and storage for AI, cloud computing, and enterprise workloads."},{"domain":"maxlinear.com","name":"MaxLinear","country":"US","city":"Carlsbad","headcount":"1001-5000","leaf":"semiconductor_manufacturers","summary":"MaxLinear is a semiconductor manufacturer that designs chips for data center interconnect, wireless networking, and AI infrastructure."},{"domain":"cyntaraai.com","name":"CyntaraAI","country":"US","city":null,"headcount":"51-200","leaf":"gpu_cloud_and_ai_compute","summary":"CyntaraAI is an AI GPU server manufacturer that designs and produces enterprise-grade GPU servers for AI training, inference, and data center workloads."},{"domain":"arm.com","name":"Arm","country":"GB","city":"Fulbourn","headcount":"5001-10000","leaf":"gpu_cloud_and_ai_compute","summary":"Arm is a semiconductor company that designs and licenses silicon IP, CPUs, GPUs and compute subsystems for cloud, data center, mobile, PC, wearables and autonom."},{"domain":"xsightlabs.com","name":"Xsight Labs","country":"US","city":"Saratoga","headcount":"51-200","leaf":"semiconductor_manufacturers","summary":"Xsight Labs is a semiconductor company that manufactures programmable switches and data processing units (DPUs) for AI and cloud infrastructure."}],"similar_scored":595,"customers":null,"as_of":"2026-10-30","updated_at":"2026-10-30","hash":"8fa521007b3bbabc","index_tier":1}