{"source":"Breaknorm","page":"https://breaknorm.co/company/leadicdesign.com","license":"https://breaknorm.co/terms","domain":"leadicdesign.com","name":"LeadIC Design","legal_name":"LeadIC Design","country":"US","country_second":"GB","city":"","admin1":"","vertical":"business_finance_services","subvertical":"engineering_technical_consulting","leaf":"electronics_pcb_design_consulting","summary":"LeadIC Design is a semiconductor engineering service provider that offers analog and mixed-signal IC design, SoC/IP design verification, physical design, RTL design, DFT, and FPGA design. Its offerings include AMS design and layout, SoC/IP design and verification, physical design and verification, RTL design, DFT solutions, and FPGA design.","offerings":["ams design and layout","soc/ip design and verification","physical design and verification","rtl design","dft solutions","fpga design"],"target_customers":["semiconductor companies","ic design firms"],"business_model":["B2B"],"geo_scope":"unknown","headcount":"51-200","headcount_source":"linkedin","revenue":"2M-10M","revenue_source":"estimated","certifications":[],"langs":["en"],"linkedin":"https://www.linkedin.com/company/leadicdesign","reviews":[],"contact_points":0,"contact_phones":0,"page_types":["home"],"crawled":"2026-09-08","profiled":"2026-09-13","indexed":"2026-09-19","hiring_built":"2026-10-27","website_tech":["godaddy"],"hiring":{"open":22,"open_postings":28,"new_7d":0,"new_30d":0,"new_90d":0,"closed_30d":0,"countries":[]},"hiring_functions":[["engineering_non_software",17,0],["human_resources",2,0],["business_development_and_strategy",1,0]],"tech_jobs":[{"slug":"spice","status":"active","confidence":"high","jobs":6,"first_seen":"2025-01-09","function":"engineering_non_software","quote":"Perform SPICE-based circuit simulation and analysis across PVT corners","title":"Memory Circuit Design Engineer"},{"slug":"naukri","status":"active","confidence":"high","jobs":1,"first_seen":"2026-06-04","function":"human_resources","quote":"• Source candidates through LinkedIn, Naukri, job portals, referrals, social media, and networking.","title":"VLSI Recruiter"},{"slug":"python","status":"active","confidence":"medium","jobs":15,"first_seen":"2024-12-27","function":"engineering_non_software","quote":"Good scripting knowledge (Perl/Python/Shell) for automation","title":"Design Verification Engineer"},{"slug":"tcl","status":"active","confidence":"medium","jobs":14,"first_seen":"2024-12-27","function":"engineering_non_software","quote":"Scripting: Basic proficiency in SKILL, Tcl, or Python for automation.","title":"Memory Layout Engineer (Germany)"},{"slug":"cadence-virtuoso","status":"active","confidence":"medium","jobs":13,"first_seen":"2025-01-12","function":"engineering_non_software","quote":"Proficiency in Cadence Virtuoso, Calibre (LVS/DRC), Assura, Mentor tools.","title":"Analog Layout Engineer II"},{"slug":"calibre","status":"active","confidence":"medium","jobs":13,"first_seen":"2025-01-12","function":"engineering_non_software","quote":"Experience in LVS/DRC cleanup using Calibre or Assura","title":"Analog Layout Design Engineer (TSMC 40 or Above)"},{"slug":"cadence-assura","status":"active","confidence":"medium","jobs":10,"first_seen":"2025-01-12","function":"engineering_non_software","quote":"Proficiency in Cadence Virtuoso, Calibre (LVS/DRC), Assura, Mentor tools.","title":"Analog Layout Engineer II"},{"slug":"voltus-fi","status":"active","confidence":"medium","jobs":8,"first_seen":"2025-01-12","function":"engineering_non_software","quote":"Experience with EM/IR analysis tools (e.g., Voltus-Fi)","title":"Senior Analog Layout Engineer"},{"slug":"cadence-xcelium","status":"active","confidence":"medium","jobs":4,"first_seen":"2024-12-27","function":"engineering_non_software","quote":"The ideal candidate will have a strong background in Verilog-A modeling and extensive hands-on experience with the Xcelium verification tool.","title":"AMS Verification Engineer"},{"slug":"perl","status":"active","confidence":"medium","jobs":4,"first_seen":"2024-12-27","function":"engineering_non_software","quote":"Good scripting knowledge (Perl/Python/Shell) for automation","title":"Design Verification Engineer"},{"slug":"synopsys","status":"active","confidence":"medium","jobs":4,"first_seen":"2025-01-09","function":"engineering_non_software","quote":"• Proficiency in using EDA tools for circuit simulation and layout (Cadence, Synopsys, etc.).","title":"AMS Layout: Sr. Engineer"},{"slug":"systemverilog","status":"active","confidence":"medium","jobs":4,"first_seen":"2025-07-30","function":"engineering_non_software","quote":"We are seeking a highly skilled Design Verification Engineer with strong hands-on experience in SystemVerilog (SV), UVM-based verification, C-based test development, and Gate-Level Simulations (GLS).","title":"Design Verification Engineer"},{"slug":"uvm","status":"active","confidence":"medium","jobs":4,"first_seen":"2025-07-30","function":"engineering_non_software","quote":"We are seeking a highly skilled Design Verification Engineer with strong hands-on experience in SystemVerilog (SV), UVM-based verification, C-based test development, and Gate-Level Simulations (GLS).","title":"Design Verification Engineer"},{"slug":"axi","status":"active","confidence":"medium","jobs":3,"first_seen":"2025-07-30","function":"","quote":"• AMBA/AXI/CHI protocols","title":"SOC Architect"}],"intents":[],"recent_postings":[{"id":6704801,"title":"SOC Architect","city":"","function":"","family":null,"seniority":"senior","posted":"2026-07-26","url":"https://leadicdesign.com/https-leadicdesign-com-career/soc-architect/","tech":["pcie","lpddr","risc-v","c-plus-plus","systemc","ucie"]},{"id":6704802,"title":"VLSI Recruiter","city":"","function":"human_resources","family":"human_resources/recruiting_and_talent_acquisition","seniority":"entry","posted":"2026-06-04","url":"https://leadicdesign.com/https-leadicdesign-com-career/vlsi-recruiter/","tech":["linkedin","naukri","indeed"]},{"id":6704803,"title":"Junior Analog Layout Engineer","city":"","function":"engineering_non_software","family":"engineering_non_software/electronics_and_hardware_engineering","seniority":"entry","posted":"2026-03-31","url":"https://leadicdesign.com/https-leadicdesign-com-career/junior-analog-layout-engineer/","tech":[]},{"id":6704804,"title":"Memory Layout Engineer (Germany)","city":"","function":"engineering_non_software","family":"engineering_non_software/electronics_and_hardware_engineering","seniority":"mid","posted":"2026-01-27","url":"https://leadicdesign.com/https-leadicdesign-com-career/memory-layout-engineer-germany-2/","tech":[]},{"id":6704805,"title":"Memory Circuit Design Engineer","city":"","function":"engineering_non_software","family":"engineering_non_software/electronics_and_hardware_engineering","seniority":"mid","posted":"2026-01-08","url":"https://leadicdesign.com/https-leadicdesign-com-career/memory-circuit-design-engineer/","tech":["spice","hspice","synopsys-finesim","cadence-spectre"]},{"id":6704806,"title":"Analog Circuit Design Engineer","city":"","function":"engineering_non_software","family":"engineering_non_software/electronics_and_hardware_engineering","seniority":"mid","posted":"2026-01-08","url":"https://leadicdesign.com/https-leadicdesign-com-career/analog-circuit-design-engineer-2/","tech":["spice"]},{"id":6704807,"title":"Memory Layout – Technical Leadership Role (Germany)","city":"","function":"engineering_non_software","family":"engineering_non_software/electronics_and_hardware_engineering","seniority":null,"posted":"2026-01-07","url":"https://leadicdesign.com/https-leadicdesign-com-career/memory-layout-technical-leadership-role-germany/","tech":[]},{"id":6704808,"title":"AMS Verification (DV oriented)","city":"","function":"","family":null,"seniority":"mid","posted":"2026-01-07","url":"https://leadicdesign.com/https-leadicdesign-com-career/ams-verification-dv-oriented/","tech":["systemverilog","uvm","verilog","spice","python","perl"]}],"ats":"Ownsite_html","similar":[{"domain":"arf-design.com","name":"ARF Design","country":"IN","city":"HSR Layout","headcount":"201-500","leaf":"electronics_pcb_design_consulting","summary":"ARF Design is an IC design services company that provides semi-custom and full-custom VLSI design for the semiconductor industry."},{"domain":"neural-semiconductor.com","name":"Neural Semiconductor","country":"US","city":null,"headcount":"51-200","leaf":"electronics_pcb_design_consulting","summary":"Neural Semiconductor is a service provider that offers fabless VLSI design, software development, IT support, and system engineering."},{"domain":"agsqasemi.com","name":"AGS QA SEMICONDUCTOR","country":"BD","city":"Kuala Lumpur","headcount":"51-200","leaf":"electronics_pcb_design_consulting","summary":"AGS QA SEMICONDUCTOR is a VLSI design services provider that offers chip design, analog mixed signal design, design for test, RTL design, design verification an."},{"domain":"kbsemic.com","name":"KB SEMICONDUCTORS","country":"US","city":null,"headcount":"51-200","leaf":"electronics_pcb_design_consulting","summary":"KB SEMICONDUCTORS is a semiconductor services company that provides ASIC and embedded design services for leading industries."},{"domain":"eterostech.com","name":"Eteros","country":"US","city":null,"headcount":"51-200","leaf":"electronics_pcb_design_consulting","summary":"Eteros is a semiconductor engineering services company that provides analog/mixed signal design, chip design, design verification, physical design, design for t."},{"domain":"chipglobe.com","name":"ChipGlobe","country":"US","city":null,"headcount":"51-200","leaf":"semiconductor_manufacturers","summary":"ChipGlobe is a chip design and embedded systems service provider that offers chip design, RTL2GDS implementation, and verification services for the automotive a."}],"similar_scored":562,"customers":null,"as_of":"2026-10-30","updated_at":"2026-10-30","hash":"776b72e368e1baef","index_tier":1}